Differentiating ASK Demodulator for Contactless Smart Cards Supporting VHBR

Hyongmin Lee, Jisung Kim, Dongwoo Ha, Taehoon Kim, and Suhwan Kim, *Senior Member, IEEE*

*Abstract***—This paper proposes an ASK demodulator that uses switched-capacitor differentiators to make it compliant with the VHBR amendment to the ISO/IEC 14443 standard for contactless smart card applications. These differentiators detect transitions in modulated ASK signals with a carrier frequency of 13.56MHz at data-rates up to 6.78Mbps. The demodulator has been implemented in 0.18μm CMOS technology. The total power consumption is under 350μW. Measured results confirm correct operation, and it is further shown that this differentiating scheme allows the modulation index to be reduced to 2.56%.**

*Index Terms***—ASK demodulator, contactless smart card, VHBR, switched-capacitor differentiator**

I. INTRODUCTION

HE demand for smart cards is growing rapidly, due to their THE demand for smart cards is growing rapidly, due to their wide range of applications. Smart cards are more durable, securer, and can store more data than magnetic cards. ASK (amplitude shift keying) modulation is typically used for communication with smart cards that operate at this rather low data-rate, mainly due to the simple architecture and low circuit complexity, and low power consumption [1]. The transfer of data by ASK modulation is standardized in ISO/IEC 14443, with a carrier frequency of 13.56MHz. Early versions of the standard specified data bit-rates in the range from 106kbps to 848kbps. However, the emergence of applications such as electronic passports and NFC (near field communication) devices, that require a faster transfer of data have caused the standard to be extended to include a VHBR (very high bit rate) amendment, which supports data-rates up to 6.78Mbps.

Conventional ASK demodulators, which only use envelope-based demodulation [2], cannot run at these higher speeds, in part because of their sensitivity to amplitude noise [3]-[4] and the increased inter-symbol interference (ISI) due to the band limited channel. The reduction in the modulation index to 10%, as specified for Type B cards in the ISO/IEC

This work was supported by the IT R&D program of MOTIE/ KEIT [10044497, Development of BCDMOS Technology Process & IPs based on AEC-Q100 for Automotive Applications; 10048843, Automotive ECU SoC and Embedded SW for Multi-domain Integration].

H. Lee, D. Ha, T. Kim, and S. Kim are with the Department of Electrical and Computer Engineering and the Inter-university Semiconductor Research Center (ISRC), Seoul National University, Seoul, 151-744, Korea (e-mail: suhwan@snu.ac.kr).

J. Kim was with the Department of Electrical and Computer Engineering, Seoul National University, Seoul, 151-744, Korea. He is now with Samsung Electronics, Hwasung, 445-330, Korea.

Copyright (c) 2014 IEEE. Personal use of this material is permitted.

However, permission to use this material for any other purposes must be

obtained from the IEEE by sending an email to pubs-permissions@ieee.org

Fig. 1. Block diagram of the proposed differentiating ASK demodulator.

14443 standard, will exacerbate the problem. The emergent alternative is the use of PSK (phase shift keying) modulation [5]-[6]. However, PSK demodulators are complicated and require much more circuitry than ASK demodulators. The simplicity of ASK modulation can be retained if a new approach can be found to cope with increased data-rates.

In this paper we propose a differentiating ASK demodulator, shown in Fig.1, that is compliant with the VHBR amendment to the ISO/IEC 14443 standard. These higher data-rates are achieved by differentiating the envelope of the input ASK modulated signal in the demodulator using a switched capacitor, instead of comparing the envelope signal directly to a reference voltage, which is what happens in conventional designs.

II. CONVENTIONAL ASK DEMODULATOR

The advantages of ASK modulation include simple hardware, low power consumption, and ease in recovering the carrier. Its drawbacks are a low bit-rate, low transmission power [7], and the problems caused by the varying average voltage of the ASK modulated signal [8]; a critical issue in contactless devices, which are often subject to widely varying channel conditions. Reducing the modulation index increases the overall power efficiency, because energy is supplied more steadily. However, a low modulation index requires the detection of very small variations in amplitude and is therefore challenging.

A conventional ASK demodulator consists of an envelope detector, an average detector, and a comparator. The envelope detector is made up of a diode and a low-pass filter. The ASK modulated signal is rectified by the diode, and then the low-pass filter generates the envelope of the signal. The average detector is basically another low-pass filter. The comparator compares the amplitude of the signal envelope with its average value and generates the demodulated ASK output.

^{1549-7747 (}c) 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.

Fig. 2 shows the envelope of the ASK modulated signal and values sampled at a fixed time-step, labeled 0-13. When data bit-rates are high, the envelope of the input signal will not have settled adequately due to the RC time constant, and thus the slope is not steep. This small slope reduces the minimum voltage difference, ΔV , that has to be distinguished by the comparator. In the example of Fig. 2, the worst case occurs at sampling points 6 and 10, where sudden transitions occur after a long run of zeroes or ones. To discriminate the correct values at points 6 and 10, which are respectively one and zero would require an expensive comparator, and the demodulator itself would have to cope with more noise and an increased comparator offset.

To meet the requirements of the VHBR amendment, the comparator must be able to provide an output that is correct with an input difference range of a few mV, or else an amplifier must be inserted into the input stage. Both approaches involve greatly increased power, making them unsuitable for contactless smart cards, which have power limitations.

III. DIFFERENTIATING ASK DEMODULATOR

Our demodulator distinguishes the data signal from the differentiated input signal, rather than looking for small changes in the absolute magnitude of the input signal. Not only does this allow low modulation indexes and high data bit-rates, it also relieves the varying average voltage issue.

Differentiating the signal relieves the requirements on the comparator, because it increases the voltage difference that has to be distinguished. In the differentiated envelope in Fig. 3, the values of ΔV at points 6 and 10 are much larger than those in Fig. 2. The worst case now occurs at the sampling points between the large voltage transitions, points 2 and 11, but even at these points ΔV is larger than the voltages obtained by directly comparing envelopes, allowing a more relaxed comparator or a lower modulation index.

As the length of the continuous data strings of zeros or ones increases, however, ΔV decreases (points 5 or 9). In our case, the maximum length of the long run is limited as defined in ISO 7816-3 standard (i.e. transmitting a Start Bit, 8-bit Data Bits, a Parity Bit, and 2-bit Guardtime). Regarding the maximum length of the long runs, the RC time constant of our demodulator has been designed, and it was sufficient for operation at VHBR.

2

Fig. 2. Principle of the conventional ASK demodulation. Fig. 3. Principle of the proposed differentiating ASK demodulation.

Our differentiating ASK demodulator operates in three phases: sampling phase, idle phase, and differentiating phase. In sampling phase, the envelope of the input signal is sampled to a sampling capacitor with the bottom plate connected to a reference voltage. The sampled voltage is held in this capacitor throughout idle phase. An idle phase is necessary because multi-phases are used in operating the differentiator. The use of multi-phases is explained in the last paragraph of this section. In differentiating phase, the bottom plate switch is disconnected from the reference voltage, and the top plate of the sampling capacitor is connected to the input. The output voltage of the sampling capacitor is now the difference between the input voltage during sampling phase and the input voltage during differentiating phase. The three phases follow each other in sequence during the transmission period for a single bit. A new sampling phase starts immediately after the previous differentiating phase has concluded.

 The recovered clock signal has a frequency of 13.56MHz. If this clock were used to differentiate the envelope, sampling would only occur every two clock cycles, while differentiation occurs at every other cycle, which would mean that the transition might not be detected in the worst case, with a data pattern such as '0101 \cdots 01'. Using two differentiators can solve this problem, because one can operate in sampling mode while the other operates in differentiating mode, so that one channel at least always provides a correct value. Even so, the differentiated voltage may not be sufficiently large in VHBR operation with low modulation indexes, because the maximum voltage of these two channels is half the peak-to-peak amplitude of the envelope. To avoid this problem, we enhance the ability of the circuit to detect transitions by taking account of both edges of the clock signal. Sampling is done every two clock cycles as before, but differentiation occurs one and a half clock cycles after sampling, instead of just one clock cycle as before. Now there are a total of three differentiators, and each has a dedicated comparator. The maximum amplitude of the differentiated voltage is now 50% larger than when it would be with two differentiators. We considered using four differentiators, but three are sufficient to ensure that at least one differentiator detects all the transitions, and the output voltage is 75% of the envelope peak-to-peak amplitude. Simple logic is used to detect which differentiator output has the most transitions, which are the total transitions in the ASK signal.

This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TCSII.2015.2415653, IEEE Transactions on Circuits and Systems II: Express Briefs

Fig. 4. Schematic of the core of the proposed differentiating ASK demodulator.

IV. CIRCUIT IMPLEMENTATION

Fig. 4 is a schematic diagram of the core of our differentiating ASK demodulator, which consists of an envelope detector, the differentiators and comparators. These blocks are implemented in different voltage domains. The input voltage level of a typical smart card ASK signal is approximately 4 to over 6V. It is half-wave rectified by the off-chip rectifier into two signals *V*in+ and *V*in- that have amplitudes of 2 to over 3V and differ in phase by 180° as shown in Fig. 1. These signals are the inputs to our demodulator. The CMOS technology we used provided high voltage transistors that operate with a supply voltage of 3.3V, and our envelope detector is implemented with them. The remainder of the blocks, including the differentiators, comparators, logic, output drivers and the clock extractor all operate with a supply voltage of 1.8V. $V_{diff,1}$, $V_{diff,2}$ and $V_{diff,3}$ are the differentiated envelope signals of the three independent differentiators and $V_{\text{out,1}}$, $V_{\text{out,2}}$ and $V_{\text{out,3}}$ are the output signals of the respective comparators. V_{out} is the final demodulated output.

Fig. 5 shows the clock signals that controls the switches, and the node voltages of the core of the differentiating demodulator. For simplicity, only the first of the three differentiator and comparator pairs is considered. The input data is '0100001111' as an example. The envelope of the input signal, *V*env, is sampled at phase Φ_{1} and differentiated at phase $\Phi_{b,1}$. The resulting voltage $V_{diff,1}$ is connected to the comparator input. The arrows indicate the voltages that have been differentiated.

A. Envelope Detector

The envelope detector of the demodulator must be able to generate the envelope signal of the input by charging the capacitor when the amplitude of the carrier is large and discharging through a resistor when the carrier amplitude falls. VHBR uses a carrier of 13.56MHz, and the bit-rate of the modulated data ranges to 6.78Mbps at a 50% modulation rate. Since the maximum bit-rate of the modulated data is close to the carrier frequency, a two-stage low-pass filter is used to reduce rippling in the envelope. A source follower has been included to buffer the output of the envelope detector.

B. Differentiator

The differentiator consists of a switched capacitor. As shown in Fig. 4, switches $S_{a,i}$ and $S_{b,i}$ connect the same nodes, and therefore could be implemented using a single switch. However, additional logic would be required to generate the timing from the multiphase clocks for toggling the switch; for simplicity we used two identical switches instead. In the sampling phase, the sampling capacitor samples the source follower output with respect to the common-mode voltage of the comparator by closing switches $S_{a,i}$ and $S_{c,i}$ (i=1,2,3). The sampled charge Q_i $(i=1,2,3)$ can be expressed by the following equation:

$$
Q_{\mathbf{i}} = \mathbf{C}_{\mathbf{s}} (V_{\Phi, \mathbf{i}} - V_{\text{ref}}), \tag{1}
$$

where $V_{\Phi,i}$ (i=1,2,3) is the output of the source follower during sampling phase Φ , V_{ref} is the common-mode voltage, and C_s is the capacitance of the sampling capacitor. This charge is held throughout the idle phase. During differentiating phase, $S_{a,i}$ and $S_{c,i}$ are opened and $S_{b,i}$ is closed (i=1,2,3), and the charge on the sampling capacitor can now be determined as follows:

$$
Q_{\mathbf{i}} = \mathbf{C}_{\mathbf{s}} (V_{\Phi \mathbf{b}, \mathbf{i}} - V_{\text{diff}, \mathbf{i}}), \tag{2}
$$

where $V_{\Phi b,i}$ (i=1,2,3) is the output of the source follower during differentiating phase Φ_b , and $V_{diff,i}$ (i=1,2,3) is the output voltage of the differentiator. Since the charge is conserved, *Q*i is unchanged, and therefore the output voltage of the differentiator $V_{\text{diff,i}}$ can be expressed as follows:

$$
V_{\text{diff,i}} = V_{\Phi \mathbf{b,i}} - V_{\Phi \mathbf{,i}} + V_{\text{ref}}.
$$

We consider $V_{diff,i}$ to be the differentiated value of the output

signal. This differentiated output is related to the common-mode voltage by the comparator.

C. Comparator

Fig. 6 is a schematic diagram of our comparator, which consumes more power than any other block in the core of the demodulator, and it is therefore critical to reduce its power consumption as far as possible if it is to be suitable for the strict power consumption regime of a contactless smart card. Our comparator has a dynamic latch structure, which offers fast operation as well as low power consumption.

The dynamic latch of the comparator operates in two modes: reset and regeneration. When in reset mode, transistors M_{N4} , M_{N5} , and M_{N7} are all switched off by lowering V_{en} and V_{latch} to reduce power, and M_{N6} is turned on by reset signal V_{reset} to equalize the voltage at the output nodes so as to avoid memory effect. In regeneration mode, the difference between *V*inp and V_{inn} , the voltage at gates of M_{N2} and M_{N3} , causes in a difference in the voltage between the output nodes V_{output} and V_{output} , and the latch will operate rapidly due to the positive feedback loop created through transistors M_{NS} and M_{NS} .

Fig. 6. Schematic of the dynamic latch comparator.

V. EXPERIMENTAL RESULTS

Fig. 7 is a microphotograph of the die for the proposed ASK demodulator, implemented in a 0.18μm CMOS technology, with an active area of 0.08 mm². The half-wave rectifier in Fig. 1 is assumed to be off-chip, and in our tests we applied two synchronized signals representing the two half-wave rectified ASK modulated signals as the input. In order to test the operation of our demodulator with a wide range of modulation parameters and amplitude levels, signal generators were adopted. The carrier frequency of the modulated input is 13.56MHz, and the data bit-rate is 6.78Mbps for VHBR. The amplitude of the half-wave rectified signals is 3.3V. The modulation index specified in ISO/IEC 14443 Type B is 10%, but we were able to run the demodulator at an index of 2.56%, which demonstrates its capability. Fig. 8 shows the measured waveforms of the input ASK modulated signals and that of the demodulated output. The input signals contain binary strings of 1, 1, 2, 4, 8 and 16 repeated zeroes or ones. Irrespective of string length, the correct demodulated signal is obtained. The measured power consumption of the chip from the 3.3V high supply voltage, the 1.8V analog and digital supply voltages are

4

Fig. 7. Die photograph of the proposed ASK demodulator.

respectively 36.05μW, 108.4μW, and 204.3μW, for a total of 348.75μW.

Bit error rate (BER) of the differentiating demodulator was measured using a 2^7 -1 pseudo-random binary sequence (PRBS) data pattern. For reliable communication the BER should be less than 10^{-4} [6], [9]. No errors were observed in a data length of over 16 million bits, resulting in a BER of under 10^{-7} at a data-rate of 6.78Mbps with a modulation index of 2.56%. Fig. 9 shows the obtained BER versus SNR plot for both modulation indexes of 2.56% and 10%. Measurements show an SNR of approximately 15.6dB for a BER of 10^{-4} , and this satisfies the design specification of our application.

Table I compares the characteristics of this circuit with prior ASK demodulators, using various figures of merit (FoM). The best value of each FoM is highlighted in bold text. Prior FoM includes the product of power consumption and carrier frequency divided by the data-rate, but neglects the modulation index [10]. An alternative formula is the data-rate divided by

Fig. 8. Measured waveforms of the input and output signals of our differentiating demodulator.

Fig. 9. Measured BER versus SNR plot of our differentiating demodulator.

This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TCSII.2015.2415653, IEEE Transactions on Circuits and Systems II: Express Briefs

I ۰,
I ۰.

Reference Year Process (μm) Data-rate (Mbps) Carrier frequency (MHz) Area (μm^2) Power (μW) Modulation index $(%)$ $FoM¹$ [10] $F \circ M^{2}$ [11] $FoM³$ [12] $FoM⁴$ [13] $FoM⁵$ (this work) [7] 2007 0.35 2 10 N/A 84 N/A 420 N/A **42** N/A N/A [2] 2008 0.18 1 2 468.35 336 5.26 672 95.06 336 **6.355** 17.67 [11] 2008 0.35 0.25 2 3025 1010 27 8080 4.63 4040 0.082 1090.8 [13] 2010 0.35 1.2 13.56 3300 306 N/A 3457.8 N/A 255 1.188 N/A [10] 2011 0.18 1 2 105389 62 7.55 **124** 66.23 62 0.153 4.68 [12] 2012 0.35 1.356 13.56 3554.2 274 70 2740 1.43 202.06 1.392 141.45 $[14]$ 2013 0.13 2 10 16800 105 N/A 525 N/A 52 1.134 N/A This Work 2014 0.18 6.78 13.56 80000 348.75 2.56 697.5 **195.31** 51.44 0.243 **1.32** \times Core area(um²))

TABLE I SPECIFICATIONS AND COMPARISON WITH PRIOR ASK DEMODULATORS

1) FoM = Power(μ W) × Carrier frequency(MHz) / Data-rate(Mbps) 4) FoM = Data-rate(kbps) / (Power(m W) × Core area(μ m2) 2) FoM = Data-rate(kbps) / (Carrier frequency(MHz) × Modulation index(%)) 5) FoM = (Power / Data

2) FoM = Data-rate(kbps) / (Carrier frequency(MHz) × Modulation index(%))

3) FoM = Power / Data-rate(pJ/bit)

both the carrier frequency and the modulation index; but this ignores power consumption [11]. Yet another figure is obtained by dividing power consumption by the data bit-rate; this disregards both the modulation index and the carrier frequency [12]. [13] includes both the gate count and core area in the FoM, but due to the lack of information on gate count in other works, the gate count is omitted in our Table I. We define a new figure of merit that endeavors to include all relevant characteristics described by the following equation:

$$
FoM = \frac{power}{data-rate} \times modulation index. \tag{4}
$$

Our demodulator can achieve a much higher data-rate while coping with a much lower modulation index than other recent designs, and its power consumption is comparable with theirs.

VI. CONCLUSIONS

We have proposed a ASK demodulator that is compliant with the ISO/IEC 14443 Type B standard VHBR amendment for smart card applications. The use of switched-capacitor differentiators allows lower modulation indexes and higher data-rates. The prototype has been implemented in 0.18μm CMOS technology with a power supply of 1.8V, except the envelope detector which is supplied with 3.3V. The power consumption is under 350μW. Measured results confirm correct demodulation of ASK input signals even after long strings of ones or zeroes. The BER was measured to be below 10^{-7} . Our demodulator can operate at a modulation index of 2.56%, which is well below the 10% required by the standard. This suggests that it has potential for applications at higher bit-rates and lower modulation indexes than current systems.

REFERENCES

- [1] X. Wang, B. Chi and Z. Wang, "A low-power high-data-rate ASK IF receiver with a digital-control AGC loop," *IEEE Trans. Circuits and Systems II*, vol. 57, pp. 617-621, Aug. 2010.
- [2] C.-S. A. Gong, M.-T. Shiue, K.-W. Yao, T.-Y. Chen, Y. Chang, and C.-H. Su, "A truly low-cost high-efficiency ASK demodulator based on self-sampling scheme for bioimplantable applications," *IEEE Trans. Circuits and Systems I*, vol. 55, no. 6, pp. 1464-1477, Feb. 2008.

- [3] F. Asgarian and A. M. Sodagar, "A high-data-rate low-power BPSK demodulator and clock recovery circuit for implantable biomedical devices," *Inter. IEEE/EMBS Conf. Neural Engineering*, pp. 407-410, May. 2009.
- [4] M. Auer, A. Missoni, and W. Kargl, "HF RFID transponder with phase demodulator for very high bit-rates up to 13.56 Mbits/s," *IEEE Inter. Conf. RFID*, pp. 69-76, Apr. 2010.
- [5] J.-B. Dore, N. Touati, and F. Pebay-Peyroula, "MLSE detector for beyond VHBR contactless air interface," *IEEE Inter. Conf. RFID-Technologies and Applications*, pp.222-227, Nov. 2012.
- [6] G. Al-Kadi, R. van de Beek, M. Ciacci, P. Kompan, and M. Stark, "A 13.56 Mbps PSK receiver for very high data rate 13.56MHz smart card and NFC applications," *IEEE Inter. Conf. Consumer Electronics*, pp. 180-182, Jan. 2012.
- [7] H. Li and W. Li, "A high-performance ASK demodulator for wireless recovery system," *Inter. Conf. Wireless Communications, Networking and Mobile Computing*, pp. 1204-1207, Sep. 2007.
- [8] J.-W. Lee, D. H. T. Vo, Q.-H. Huynh, and S. H. Hong, "A fully integrated HF-band passive RFID tag IC using 0.18-μm CMOS technology for low-cost security applications," *IEEE Trans. Industrial Electronics*, vol. 58, no. 6, pp. 2531-2540, Jun. 2011.
- [9] F. Pebay-Peyroula, J. Reverdy, "A true full-duplex communication between HF contactless reader and card", *IEEE Inter. Conf. RFID-Technologies and Applications*, pp. 473-478, Sept. 2011.
- [10] B. P. Wilkerson, T.-H. Kim, and J.-K. Kang, "Low-power non-coherent data and power recovery circuit for implantable biomedical devices," *IEEE Inter. SoC Design Conf.*, pp. 171-174, Nov. 2011.
- [11] T.-J. Lee, C.-L. Lee, Y.-J. Ciou, C.-C. Huang, and C.-C. Wang, "All-MOS ASK demodulator for low-frequency applications," *IEEE Trans. Circuits and Systems II*, vol. 55, no. 5, pp. 474-478, May, 2008.
- [12] J. Kim and K. Pedrotti, "202pJ/bit area-efficient ASK demodulator for high-density visual prostheses," *Electronic Letters*, vol. 48, no. 9, pp. 477-479, Apr. 2012.
- [13] C.-C. Wang, C.-L. Chen, R.-C. Kuo and D. Shmilovitz, "Self-sampled all-MOS ASK demodulator for lower ISM band applications," *IEEE Trans. Circuits and Systems II*, vol. 57, no. 4, pp. 265-269, Apr. 2010.
- [14] M.M Navidi and G.-Su Byun, "A near-threshold ASK demodulator for ultra-low-power implantable biomedical microsystems," *IEEE Wireless and Microwave Technology Conf.*, pp. 1-4, Apr. 2013.